HP 16501A LOGIC Uživatelský manuál stáhnout pdf (Strana 31)

To detect bus contention

In this sequencer setup, the trigger occurs only if both devices assert their

bus transfer acknowledge lines at the same time.

Select the timing analyzer Trigger menu.

2 Define the Edge1 term to represent assertion of the bus transfer

acknowledge line of one device, and Edge2 term to represent

assertion of the bus transfer acknowledge line of the other device.

You can rename these to BTACK1 and BTACK2.

3 Under Timing Sequence Levels, enter the following sequence

specification:

TRIGGER on “BTACK1 • BTACK2” 1 time

Triggering on Bus Contention

Triggering

To detect bus contention

1–21

1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 129 130

Žádné komentáře

HP 16501A LOGIC Uživatelský manuál Strana 31